

CONTENTS

PREFACE	ix
CHAPTER 1 INTRODUCTION	1
CHAPTER 2 NOISE IN INTEGRATED CIRCUITS -MECHANISMS AND MODELS	7
2.1 Introduction	7
2.2 Noise Sources in MOS Transistors	8
2.2.1 Channel Thermal Noise Mechanism	9
2.2.2 1/f Noise in MOS Transistors	12
2.2.3 Additional Noise Sources	21
2.2.4 Equivalent Input Noise Generators	25
2.3 Noise in Bipolar Junction Transistors	27
2.3.1 Shot Noise in BJT transistors	28
2.3.2 1/f Noise in BJT Transistors	31
2.3.3 Equivalent Input Noise Generators	33
2.4 Low-Noise Amplifiers with Resistive Sources	35
2.4.1 Low-Noise Transimpedance Amplifiers	36
2.4.2 Low-Noise Voltage Amplifiers	39
2.5 Measurement of 1/f Noise in MOSFETs and BJTs	41
2.5.1 Measurement System	41
2.5.2 Measurement of 1/f Noise in MOSFETs	43
2.5.3 Measurement of 1/f Noise in BJTs	49
2.6 Conclusions	49
CHAPTER 3 LOW-NOISE WIDE-BAND AMPLIFIERS WITH INDUCTIVE SOURCES: LAMPS	55
3.1 Introduction	55
3.2 Low-Noise LAMPs in Bipolar Technology	57

3.2.1	Choice of Feedback Configurations	57
3.2.2	Stability and Signal Transfer Conditions	59
3.2.3	Low-Noise Design in BJT Technology	69
3.2.4	Experimental Results	74
3.3	Low-Noise LAMPs in CMOS Technology	76
3.3.1	CMOS vs Bipolar Process	76
3.3.2	Low-Noise Design in CMOS Technology	79
3.3.3	Design of CMOS LAMPs	84
3.3.4	CMOS Non-Inverting Output Stages	87
3.4	Low-Noise LAMPs in BiCMOS Technology	91
3.4.1	New Core Amplifier Topology	91
3.4.2	Noise and Offset of Symmetrical Output Stages	95
3.5	Conclusions	97
CHAPTER 4	LOW-NOISE WIDE-BAND AMPLIFIERS WITH CAPACITIVE SOURCES: CAMPS	103
4.1	Introduction	103
4.2	Low-Noise CAMPs in CMOS Technology	105
4.2.1	Feedback Topology and Transfer Function	107
4.2.2	Low-Noise Design of Input Stage	109
4.2.3	Low-Distortion Output Stage	112
4.2.4	Compensation of Three Stage Amplifiers	116
4.2.5	DC Bias Considerations	120
4.2.6	Experimental Results.....	122
4.3	Low-Noise CAMPs in BiCMOS Technology	124
4.3.1	Bipolar vs MOS Input Stage	124
4.3.2	Two Stage Inverting Amplifier Structures	127
4.3.3	Output Driving Capability	132
4.3.4	Wide-Band Amplifiers for SW receivers	139
4.3.5	Experimental Results	145
4.4	Conclusions	147

CHAPTER 5	LOW-NOISE HIGH-SPEED CMOS DETECTOR READOUT ELECTRONICS	153
5.1	Introduction	153
5.2	Maximal Resolution in CMOS Technology	155
5.2.1	Calculation of Resolution <i>ENCs</i>	157
5.2.2	Input Noise Matching Conditions	163
5.2.3	Optimal Pulse Shapers Characteristics	169
5.3	Design of Analog CMOS Readout Electronics	172
5.3.1	Design Criteria of CSAs	173
5.3.2	Design Criteria of S-G Shapers	181
5.3.3	Class-AB Buffers for MCA	188
5.4	Experimental Results	191
5.5	Conclusions	194
APPENDIX A	Measurement of <i>ENC</i>	196
CHAPTER 6	GENERAL CONCLUSIONS	201
INDEX		209